W305B
...................... Document #: 38-07262 Rev. *B Page 10 of 20
Bit 4
RST_EN_WD
0
This bit will enable the generation of a Reset pulse when a watchdog timer
time-out occurs.
0 = Disabled
1 = Enabled
Bit 3
RST_EN_FC
0
This bit will enable the generation of a Reset pulse after a frequency change
occurs.
0 = Disabled
1 = Enabled
Bit 2
WD_TO_STATUS
0
Watchdog Timer Time-out Status bit
0 = No time-out occurs (READ); Ignore (WRITE)
1 = time-out occurred (READ); Clear WD_TO_STATUS (WRITE)
Bit 1
WD_EN
0
0 = Stop and re-load Watchdog timer. Unlock W305B from recovery frequency
mode.
1 = Enable Watchdog timer. It will start counting down after a frequency change
occurs.
Note: W305B will generate system reset, re-load a recovery frequency, and
lock itself into a recovery frequency mode after a Watchdog timer time-out
occurs. Under recovery frequency mode, W305B will not respond to any attempt
to change output frequency via the SMBus control bytes. System software can
unlock W305B from its recovery frequency mode by clearing the WD_EN bit.
Bit 0
Reserved
0
Reserved
Byte 10: Skew Control Register
Bit
Name
Default
Description
Bit 7
CPU_Skew2
0
CPU skew control
000 = Normal
001 = –150 ps
010 = –300 ps
011 = –450 ps
100 = +150 ps
101 = +300 ps
110 = +450 ps
111 = +600 ps
Bit 6
CPU_Skew1
0
Bit 5
CPU_Skew0
0
Bit 4
SDRAM_Skew2
0
SDRAM skew control
000 = Normal
001 = –150 ps
010 = –300 ps
011 = –450 ps
100 = +150 ps
101 = +300 ps
110 = +450 ps
111 = +600 ps
Bit 3
SDRAM_Skew1
0
Bit 2
SDRAM_Skew0
0
Bit 1
AGP_Skew1
0
AGP skew control
00 = Normal
01 = –150ps
10 = +150ps
11 = +300ps
Bit 0
AGP_Skew0
0
Byte 9: System RESET and Watchdog Timer Register (continued)
Bit
Name
Default
Pin Description
相关PDF资料
DAC5674IPHPG4 IC DAC 14BIT 400MSPS 48-HTQFP
DAC7621EBG4 IC SNGL 12BIT PARALLEL D/A 20SSO
DAC7801KPG4 IC DUAL 12BIT CMOS DAC 24-DIP
DAC8043AESZ IC DAC 12BIT MULT SRL INP 8SOIC
DAC8043GP IC DAC 12BIT MULTIPLY CMOS 8-DIP
DAC8221GP IC DAC 12BIT DUAL W/BUFF 24-DIP
DAC8222GPZ IC DAC 12BIT DUAL W/BUFF 24DIP
DAC8229FSZ-REEL IC DAC 8BIT DUAL V-OUT 20SOIC
相关代理商/技术参数
CYW305OXCT 功能描述:时钟发生器及支持产品 Legacy-Sys Clk Intel RSolano Chip W305B RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CYW311OXC 功能描述:时钟发生器及支持产品 Sys Clk VIATM Pro266 DDR Chipset W311 DS RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CYW311OXCT 功能描述:时钟发生器及支持产品 Sys Clk VIATM Pro266 DDR Chipset W311 DS RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CYW312OXC 制造商:SPECTRALINEAR 制造商全称:SPECTRALINEAR 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency
CYW312OXCT 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency
CYW320OXC-3 功能描述:时钟合成器/抖动清除器 Legacy, W320-03 datasheet RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
CYW320OXC-3T 功能描述:时钟合成器/抖动清除器 Legacy, W320-03 datasheet RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
CYW320OXC-4 功能描述:时钟合成器/抖动清除器 Legacy, W320-04 datasheet RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel